Performance evaluation of lightweight advanced encryption standard hardware implementation
dc.contributor.author | Acla, Herman B. | |
dc.contributor.author | Gerardo, Bobby D. | |
dc.date.accessioned | 2024-05-06T08:21:56Z | |
dc.date.available | 2024-05-06T08:21:56Z | |
dc.date.issued | 2019-07-02 | |
dc.identifier.citation | Acla, H. B., & Gerardo, B. D. (2019). Performance Evaluation of Lightweight Advanced Encryption Standard Hardware Implementation. International Journal of Recent Technology and Engineering, 8(2), 1810–1815. https://doi.org/10.35940/ijrte.b1025.078219 | en |
dc.identifier.issn | 22773878 | |
dc.identifier.uri | https://hdl.handle.net/20.500.14353/422 | |
dc.description.abstract | Advanced Encryption Standard (AES) is one of the most secured encryption algorithm because of its robustness and complexity. Because of its complexity, AES has slow computation. This paper presents a Lightweight Advanced Encryption Standard (LAES) design by replacing the MixColumn transformation of the traditional AES with a 128-bit permutation to lessen its computational complexity. Implementation of hardware cryptographic encryption aims to find the best trade-off between throughput and resource utilization. The proposed design is synthesized on various Field Programmable Gate Array (FPGA) devices and achieves the maximum clock frequency of 480.50 MHz with the highest throughput of 6.15 Gbps when synthesized on Virtex 7 XC7VX690T. The results on other devices show a higher throughput, better performance efficiency, and lesser area utilization when compared to the existing AES hardware implementation. © BEIESP. | en |
dc.language.iso | en | en |
dc.publisher | Blue Eyes Intelligence Engineering and Sciences Publication | en |
dc.relation.uri | en | |
dc.subject | Hardware based encryption | en |
dc.subject | Permutation table | en |
dc.subject | Performance evalution | en |
dc.subject | Lightweight advanced encryption standard | en |
dc.subject | Hardware cryptographic encryption | en |
dc.subject | Very high speed integrated circuit hardware description language programming | en |
dc.subject | Encryption algorithm | en |
dc.subject | Decryption algorithm | en |
dc.subject | Wireless sensor networks | en |
dc.subject | Cryptographic encryption | en |
dc.subject | Advanced encryption standard | en |
dc.subject.lcsh | Algorithms | en |
dc.subject.lcsh | Computers | en |
dc.subject.lcsh | Permutations | en |
dc.subject.lcsh | Data encryption (Computer science) | en |
dc.subject.lcsh | Internet of things | en |
dc.title | Performance evaluation of lightweight advanced encryption standard hardware implementation | en |
dc.type | Article | en |
dcterms.accessRights | Open access | en |
dc.citation.journaltitle | International Journal of Recent Technology and Engineering | en |
dc.citation.volume | 8 | en |
dc.citation.issue | 2 | en |
dc.citation.firstpage | 1810 | en |
dc.citation.lastpage | 1815 | en |
dc.identifier.doi | 10.35940/ijrte.B1025.078219 | |
local.isIndexedBy | Scopus | en |
Files in this item
This item appears in the following Collection(s)
-
Journal articles published externally [107]
Journal articles published externally, written by WVSU faculty members, staff, and students -
Scholarly and Creative Works of Faculty Members and Researchers [26]
Journal Articles, Books, Book Chapters, Conference Proceedings, and Creative Works Produced by WVSU CICT Faculty Members